Re: [buildcheapeeg] Re: DRL demo

From: Joerg Hansmann (info_at_jhansmann.de)
Date: 2002-02-16 13:06:40

• Next message: Jim Peters: "Re: [buildcheapeeg] Software architecture"
• Previous message: Jaroslav: "EEG/ECG"
• In reply to: sleeper75se: "Re: DRL demo"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Hi Andreas,

----- Original Message -----
From: sleeper75se <sleeper75se_at_yahoo.se>
To: <buildcheapeeg_at_yahoogroups.com>
Sent: Saturday, February 16, 2002 7:27 AM
Subject: [buildcheapeeg] Re: DRL demo
...
> > today I have built the DRL circuit into the comEEG prototype
> > and have done some tests:
...
> Excellent! :o)

Thanks.

>
> Did you do any modifications compared to the spice-schematic you
> posted a while back or did it work right away?

I have used a simplified version (see picture).

BTW:
The LTspice simulations have shown, that the DRL circuit is _very_ tolerant
of component values (e.g. 500pF, 1nF, 2nF for the integrator C show
nearly the same results)

Regards,

Joerg

• Next message: Jim Peters: "Re: [buildcheapeeg] Software architecture"
• Previous message: Jaroslav: "EEG/ECG"
• In reply to: sleeper75se: "Re: DRL demo"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : 2002-07-27 12:28:38 BST